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Self-assembled nanostructured 
resistive switching memory devices 
fabricated by templated bottom-up 
growth
Ji-Min Song & Jang-Sik Lee
Metal-oxide-based resistive switching memory device has been studied intensively due to its potential 
to satisfy the requirements of next-generation memory devices. Active research has been done on the 
materials and device structures of resistive switching memory devices that meet the requirements 
of high density, fast switching speed, and reliable data storage. In this study, resistive switching 
memory devices were fabricated with nano-template-assisted bottom up growth. The electrochemical 
deposition was adopted to achieve the bottom-up growth of nickel nanodot electrodes. Nickel oxide 
layer was formed by oxygen plasma treatment of nickel nanodots at low temperature. The structures 
of fabricated nanoscale memory devices were analyzed with scanning electron microscope and 
atomic force microscope (AFM). The electrical characteristics of the devices were directly measured 
using conductive AFM. This work demonstrates the fabrication of resistive switching memory devices 
using self-assembled nanoscale masks and nanomateirals growth from bottom-up electrochemical 
deposition.
Next-generation non-volatile memory needs fast operating speed, low power consumption, and good electrical 
reliability. Scaling is also very important for high-density data storage. Current candidates for next-generation 
non-volatile memory devices include phase change memory1, ferroelectric memory2, spin transfer 
torque-magnetic memory3, and resistive switching random access memory (ReRAM)4. Among these, ReRAM 
and the related memristors are promising candidates for next-generation non-volatile memory because of its sim-
ple metal–insulator–metal (MIM) structure and superior scalability. In addition, ReRAM has multilevel data stor-
age capability. The memory density can be increased efficiently with multilevel data storage, resulting in reduction 
of production cost of ReRAM5–8.
In order to achieve high-density of ReRAM, the device needs to be fabricated at the nanoscale. Generally, 
lithographic techniques have been used to fabricate ordered nanostructures9–11, but these methods require a high 
production cost and a long processing time. Some non-conventional techniques have been introduced to over-
come the problems. Specifically, nanoporous templates have been used because nanoscale materials/devices can 
be synthesized through physical vapor deposition of materials with nanoporous templates as the mask layer12. 
Among the various nanoporous templates, anodized aluminum oxide (AAO) has been developed as it has attrac-
tive features due to its good thermal and mechanical stability together with easy fabrication of wide range of 
pore diameters, inter-pore distances, and lengths of templates. Especially for the high aspect-ratio feature of the 
nanopores, AAO has been one of the best candidates that would appear as a useful template in industry as well as 
in academic research13,14.
Resistive switching behavior has been reported in various materials systems, including chalocogenides, per-
ovskite oxides, and transition metal oxides (TMO). Recently, researchers have extensively studied TMO materi-
als, such as NiO, TiO2, Al2O3, Nb2O5, as candidate materials for ReRAM, on account of the easy control of their 
chemical composition, low production cost, and compatibility with the conventional semiconductor processes15.
Typically, ReRAM devices with an MIM structure are fabricated by the lithography technique based on physi-
cal vapor deposition (PVD) methods. However, PVD methods are limited at the nanoscale due to clogging of the 
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patterning masks by the deposited materials. Bottom-up approaches based on the self-assembled nano-templates 
have the potential to overcome these limits. The electrochemical deposition method is a representative bottom-up 
growth method. In this study, Ni bottom and top electrodes were deposited by the electrochemical deposi-
tion method. The electrodeposition of Ni from sulfamate electrolytes is an industrially important process. The 
sulfamate solutions are often preferred due to low deposited film stress, low sulfur content in the deposited 
metals, and the generally good mechanical properties of the Ni. Additionally, the high current efficiency of the 
bath typically allows for high deposition rates, permitting the rapid deposition of thick, low-stressed films16,17. 
The NiO layer formed by plasma oxidation on Ni substrate is employed to fabricate Ni/NiO/Ni ReRAM device, 
which shows a unipolar resistive switching property. Nanoscale non-volatile memory devices are demonstrated 
with simple fabrication processes for high-density device applications by bottom-up growth process at a low 
temperature.
Results
Ordered nanoporous AAO templates synthesized by two-step anodization method are widely used to synthesize 
nanostructures such as nanorods and nanotubes18–21. In this study, AAO nanotemplates were used as the pat-
terning mask for nanodot arrays, and the electrodes were fabricated by the electrochemical deposition method. 
During the first anodization of AAO, pores were generated randomly, so a uniform pore array was not obtained. 
The pores then began to grow in a direction perpendicular to the surface because of pore volume expansion asso-
ciated with oxide growth. Thus, the uniformity of the AAO pore array depends on the elapsed time of the first 
anodization step. In this study, the first anodization was performed for 24 h; the layer formed in the first anodi-
zation step was then removed chemically. After the second anodization step, we obtained the uniform hexagonal 
shape of the AAO nanotemplate. In order to use the AAO template as the mask for nano-patterning, the AAO 
was filled with polystyrene (PS) and detached from the Al sheet. The barrier layer was chemically etched with 
phosphoric acid solution. The PS layer prevented the AAO templates from breaking during the transferring pro-
cess and an increase in the pore size during the barrier layer removal. The PS/AAO layer was transferred onto the 
substrate. The PS layer was then removed by immersion in the propylene glycol methyl ether acetate (PGMEA) 
solution. The AAO template was confirmed by observation with a field emission scanning electron microscope 
(FE-SEM; JSM 7401F, JEOL). Figure 1 shows the schematic procedure to fabricate the ReRAM using bottom up 
processes.
Figure 1 shows a planar view of the AAO template. The pore array was very well aligned with the hexagonal 
structure; the pore size was about 75 nm, the distance from pore to pore was about 100 nm, and the pore density 
was around 1 × 1010 cm−2. As shown in Fig. 2 the AAO template had a depth of about 300 nm, and it grew in the 
direction perpendicular to the substrate. The depth of the AAO template can be easily controlled by controlling 
the second anodization time. With this technique, patterning at a scale of less than 100 nm can be easily achieved, 
and it can be applied to other processes that require nanosized structures. The pore size and density of AAO nano-
templates can be controlled by changing the electrolyte solution and anodization voltage22,23. Thus, it is a versatile 
method for making nanopatterns without using optical lithography techniques.
Electrochemical deposition is a conventional deposition method. By using this method metal deposition 
can be conveniently achieved with a simple solution process, but without a vacuum deposition process. In this 
study, electrochemical deposition was adopted to deposit Ni nanodots. Ni electrochemical deposition is similar to 
other electrochemical deposition processes; that is, direct current is applied to make flow between two electrodes 
immersed in aqueous solution of Ni salts. The flow of direct current causes the cathode to become covered with 
metallic Ni. The nickel is in the form of divalent, positively charged ions (Ni2+) in solution. The positive Ni2+ ions 
react with 2e− and are converted to metallic nickel (Ni0) at the cathode surface. The nickel ions discharged at the 
cathode are thus replenished by those formed at the anode24. Electrochemical deposition was performed under 
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Figure 1. Schematic procedure for nano-scale ReRAM device fabrication. Planar SEM image of transferred 
AAO template is shown in the figure. The Ni is synthesized by electrochemical deposition with AAO as the 
template mask and finally array of MIM (Ni/NiO/Ni)-structured nanoscale ReRAM devices is fabricated.
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the previously given conditions using the transferred AAO nanotemplate. As shown in Fig. 2(a,b), the Ni nano-
dots formed uniformly, and the pattern was well aligned with the hexagonal-packed structure as in the AAO tem-
plates. The thickness of the Ni layers that formed on the ITO layer by electrochemical deposition for 1 min was 
40 nm (Fig. 2(b)). Another advantage of electrochemical deposition is that the materials grow through the AAO 
from the bottom of the template. Because of this advantage, the nanosized mask is not obstructed with materials 
during deposition. In contrast, PVD methods such as sputtering are limited because nanosized masks become 
clogged with deposited materials. Thus, there is a limit in fabricating nanoscale devices by the PVD method.
After forming the Ni layer, O2 plasma-supported thermal oxidation was performed to make the NiO resistive 
switching layer at low temperature. There are several techniques to prepare NiO layer, such as thermal oxida-
tion25,26, anodic oxidation27,28, thermal spray29, and plasma oxidation. O2 plasma-supported oxidation has several 
advantages over other oxidation techniques, e.g., fast oxidation capability, low temperature process, and ease of 
forming uniform and dense layer30,31. NiO layers are generally formed at high temperatures above 400 °C32, but 
such a high-temperature process cannot be applied to plastic substrate-based flexible devices. In order to over-
come this limitation, we attempted O2 plasma-supported oxidation at 180 °C.
After NiO formation, electrochemical deposition was again carried out to form the Ni layer as the top elec-
trode. Once, the NiO layer is formed on the Ni surface, resistance of the surface is increased. So, this step was 
performed at a higher voltage condition than the previous electrochemical deposition step to apply same current 
density. The completed devices were examined with an FE-SEM and contact-mode atomic force microscope 
(AFM; SPA 400 microscope, SEIKO). MIM structured nanodot devices were fabricated with a high density of 
1 × 1010 cm−2 (Fig. 2(c)). Nanodot array devices having approximately 80 nm height formed uniformly on the 
substrate (Fig. 2(d)). The average size of the nanodot devices was 5.02 × 10−11 cm2; the device size can be con-
trolled by controlling the pores sizes12. Figure 3 shows AFM images of the Ni/NiO/Ni structured nanodot array. 
The scan rate was 0.5 Hz, the scan configuration was 256 × 256 pixels, and the scan size was 1 × 1 μ m2. It is con-
firmed that the nanodot array was formed uniformly. The complex nanoscale structures were successfully synthe-
sized without any lithography tools, and all procedures were performed at low temperatures.
To confirm that the nanopatterned ReRAM devices were working properly, the electrical characteristics of the 
ReRAM devices were measured with conductive atomic force microscopy (CAFM) (Fig. 4). The current–voltage 
responses were measured with an AFM probe that was directly attached to the bottom electrode (short circuit) 
and without contacting the top electrode (open circuit) to verify the proper act of AFM probe as the bias applying 
tip12. In the result, a current noise level of about 10−12 A was measured at open circuit. In the case of short circuit, 
the current immediately increased up to the compliance level (10 mA). This verified that the CAFM probe can 
be used as an electrical conducting probe, and electrical properties that were measured with the CAFM probe 
occurred in the nanostructured ReRAM devices as well12.
In this study, the set voltage (VSet) was defined as the critical voltage at which the devices transformed from 
the high-resistance state (HRS) to the low-resistance state (LRS); the reset voltage (VReset) was defined as the 









Figure 2. (a) Planar and (b) cross-sectional SEM images of electrochemically deposited Ni nanodots. (c) Planar 
and (d) cross-sectional SEM images of Ni/NiO/Ni structured nanodot ReRAM devices.
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according to the electrodes, compositions, process conditions, etc33,34. In our case, unipolar resistive switching 
property was observed (Fig. 4(b)). The voltage was swept from 0 V to 10 V, and the current compliance was fixed 
at 10−8 A to prevent the devices from breakdown. The set voltage (VSet) was nearly 9 V, and the reset voltage 
(VReset) was about 6 V. The LRS and HRS could be clearly discerned. The highest current level of LRS was about 
10−8 A, and the LRS/HRS current ratio was about 10 to 100. These results verified that nanopatterned devices 
were successfully fabricated. On/off ratio of the resistance state is directly related to the sensing margin of mem-
ory devices. High on/off ratio is required for multilevel data storage and reliable device operation. Our device 
shows on/off ratio of ~100. It is reported that operation of high-density resistive switching memory device with 
on/off ratio of ~10 was successfully demonstrated by optimization of read scheme to reduce the sneak current35. 
Therefore, it is thought that the memory device fabricated by bottom-up processes can be used as the memory 
element in real device applications. Anyway, it is very important to get high on/off ratio for integration strategy, so 
the optimization of device structure and materials will be done for high on/off ratio. The set and reset phenomena 
occurred repeatedly. In this work the set/reset voltages seem to be high compared to other resistive switching 
memory devices. The reason to have high set/reset voltages is thought to be due to the thickness of NiO formed 
through the oxidation of bottom Ni layer. Optimization of oxidation process to form NiO will improve the qual-
ity of NiO, resulting in improvement of electrical properties. We measured the endurance property of resistive 
switching memory device with a structure of Ni/NiO/Ni (Supplementary Fig. S1(a)). Although there are some 
fluctuations in LRS and HRS current levels on/off ratio of higher than 10 is maintained. In our case, electrical 
properties such as VSet, VReset, and resistances of LRS and HRS showed some variation, but the devices worked 
repeatedly. To confirm the device uniformity statistical cumulative probability of current levels (HRS and LRS) is 
determined (Supplementary Fig. S1(b)). Some non-uniform property is observed, but considering the fact that 
all devices were fabricated using only bottom-up growth without any vacuum deposition and lithographic tools 
we believe the process developed in this study has a good potential to be used in real memory device fabrication 
with further refining the process developed in this study.
The electrical properties of ReRAM are mostly related to the resistive switching materials and electrodes. 
Some studies have reported that the electrical properties are also related with the thickness of the switching mate-
rials36–38. The investigation of resistive switching behaviour with different thicknesses of the switching materials 
and/or with different electrode materials will be very important. Further study is under the way to investigate the 
switching characteristics according to changes in the switching materials and electrodes. In our devices unipolar 
switching is observed (Fig. 4(b)), so the filament formation and rupture are thought to be the main cause of resis-
tive switching34,39. In case of unipolar switching the filament formation is determined by stochastic processes, so 
fluctuation in set/reset processes reportedly happens39. Schematic illustration to explain the switching mechanism 
is shown in Supplementary Fig. S2. In this study, we showed that nanoscale resistive-switching-memory devices 
could be fabricated by a facile bottom-up process without using conventional lithography method. In addition, 
low temperature oxidation was achieved using O2 plasma-supported oxidation.
Most electrical devices continue to require smaller sizes and more flexibility with a uniform array. Some 
researchers have examined the synthesis of well-ordered AAO templates by controlling the pore nucleation site. 
Experiments that apply AAO and flexible substrates are already ongoing. In the near future, well-ordered and flex-
ible nanoscale electrical devices will be realized by the use of optimized AAO nanotemplates and low-temperature 
processes.
Discussion
We made AAO nanotemplates by using the two-step anodization method. Ni/NiO/Ni structured ReRAM devices 
that were less than 100 nm in size were fabricated through the AAO nanotemplate. Ni nanodots were synthesized 
(a) (b)
Figure 3. AFM images of Ni/NiO/Ni structured nanodots. (a) Topography of Ni/NiO/Ni nanodots and  
(b) 3-dimensional AFM image of Ni/NiO/Ni nanodots.
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by the electrochemical deposition method with a high density and uniformity. The NiO layer was formed at low 
temperature through O2-plasma-enhanced thermal oxidation. The structures of fabricated memory devices were 
analyzed with FE-SEM and AFM. The results confirmed that nanoscale memory devices were fabricated only 
utilizing bottom-up processes. Fabricated ReRAM devices had a density of 1 × 1010/cm2; each cell was separated 
from each other. The electrical properties of the devices were measured by using CAFM. The results showed 
unipolar resistive switching characteristics, and the LRS and HRS were clearly distinct from each other. This 
nano-patterning technique can easily be applied to fabrication of functional nanoelectronic devices, and the low 
temperature oxidation method can be applied to flexible device fabrication. This study has a great potential to be 
applied to manufacturing nanoscale, high-density non-volatile memory devices in the future.
Methods
Fabrication of AAO masks. In this study, we adopted the two-step anodization method to produce anodic 
aluminum oxide (AAO) templates with uniform pores40. First, aluminum foil (99.999%, Goodfellow) was pre-
pared to fabricate the AAO template. Prior to anodization, the Al foils were sequentially immersed in ethanol 
(C2H5OH), acetone (CH3COCH3), and deionized water (DI water) to remove impurities such as organics that are 
attached to the surface, and they were then ultrasonicated for 15 min each. In order to produce the AAO template, 
water around the reaction vessel was circulated using a chiller to maintain a constant temperature. The aluminum 
foil was electropolished at 18 V and 7 °C in the mixed solution of perchloric acid (HClO4) and ethanol (1:5 volume 
fraction) for 5 min to make a smooth surface and rinsed in DI water. We then performed the two-step anodization 
method. A solution of 0.3 M oxalic acid (C2H2O4) was used as the electrolyte solution for the first and second 
anodization. Electropolished Al foil was anodized at 40 V and 15 °C for 24 h. In the first anodization, AAO was 
Figure 4. (a) Schematic illustration of fabricated nanoscale ReRAM device for electrical measurement. (b) The 
resistive switching characteristic of nanoscale ReRAM device. The nanoscale memory device can be repeatedly 
set and reset by applied electrical biases. The memory device showed unipolar resistive switching behaviour.  
(c) The current–voltage responses of the sample with an AFM probe that was short circuit state or open circuit 
state to determine the validity of using the AFM probe for electrical biasing.
www.nature.com/scientificreports/
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chemically etched by a mixture of chromic acid (1.6 wt%, H2CrO4) and phosphoric acid (6 wt%, H3PO4) at 60 °C. 
The second anodization was performed under the same conditions of the first anodization for 4 min. The AAO 
template was then immersed in 0.1 M phosphoric acid at 30 °C to make the pores wider and more uniform. After 
the widening process, the AAO template was filled with polystyrene solution (1.6 wt% PS/CHCl3) and heated 
at 80 °C for 2 h to dry the solvent41. The AAO/PS layer was separated from the Al foil by immersion in mercury 
chloride (HgCl2) supersaturated solution for several hours and then rinsed with DI water. The AAO template 
separated from the Al foil was packed with a barrier layer being used as a mask; this had to be removed from the 
AAO. The AAO/PS was immersed in a solution of 0.1 M phosphoric acid at 30 °C for 30 min to remove the barrier 
layer. The AAO/PS was transferred onto a substrate and then annealed at 100 °C for 30 min. After adsorption, the 
PS layer was removed from the AAO by immersion in PGMEA12.
Fabrication of Ni/NiO/Ni structured nanodot ReRAM. Figure 1 shows the fabrication of the Ni/NiO/
Ni structured nanodot array. Indium tin oxide (ITO) deposited on SiO2 substrate was used as the working elec-
trode for electrochemical deposition. In order to remove dirt on the surface, the SiO2 substrate was immersed in 
100 °C of piranha solution (4:1 = H2O2:H2SO4 volume) for 10 min. It was then rinsed with DI water. After clean-
ing, a 100-nm-thick layer of ITO (In2O3:SnO2 = 9:1) was deposited onto the SiO2 substrate by radio frequency 
(RF) magnetron sputtering with 50 W power at room temperature; the base pressure was 3 × 10−6 Torr, and the 
working pressure was 3 × 10−3 Torr. The AAO template was transferred to a substrate. The Ni electrode was then 
deposited by the electrochemical deposition method using the transferred AAO template. A mixture of nickel 
chloride (NiCl2∙6H2O), nickel sulfamate (Ni(H2NSO3)2), boric acid (H3BO3), and sodium acetate (CH3COONa) 
was titrated to pH of 3.4 by sulfuric acid (H2SO4) at 10 °C; the mixture was used as the electrolyte solution for 
electrochemical deposition20. The ITO substrate and carbon rod were used as the working and counter electrodes, 
respectively. Ni deposition was performed under the conditions of 4 mA/cm2 and 10 °C for 1 min. The NiO layer 
was formed on the surface of each Ni nanodot by O2 plasma-supported thermal oxidation at 250 W of O2 plasma 
and 180 °C for 1 h. Electrochemical deposition of Ni was again performed in order to make the top electrode for 
the ReRAM device under the conditions of 4 mA/cm2 and 10 °C for 1 min. After deposition, the AAO mask was 
removed by the taping method.
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